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The hydrogenated amorphous silicon (a-Si:H) thin-film transistors (TFTs) are widely used as 
switching elements in LCD displays and large area matrix addressed senor arrays.  In recent years, a-
Si:H TFTs have been used as analog active components in OLED displays. However, a-Si:H TFTs 
exhibit a bias induced metastability.  This problem causes both threshold voltage and subthreshold 
slope to shift with time when a gate bias is applied.  These instabilities jeopardize the long-term 
performance of a-Si:H TFT circuits.  Nevertheless a-Si:H TFTs show an exponential transfer 
characteristic in the subthreshold region.  Moreover, the typical power consumptions for TFTs in the 
subthreshold region are in the order of nano-watts, thus making them suitable for low power design.  
For these reasons, a-Si:H TFT I-V characteristics in the forward subthreshold operation are 
investigated.  First, we have derived the static and dynamic models of a-Si:H TFT in the forward 
subthreshold region.  Second, we have verified our theoretical models with experimental results.  
Third, we have proven that a-Si:H TFT experiences no subthreshold slope degradation or threshold 
voltage shift in the forward subthreshold operation.  Finally, we have studied a-Si:H TFT current 
mirror circuit applications.  Measurements regarding the fidelity of current matching in the forward 
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Amorphous semiconductors were first studied in the 1950s and 1960s.  The research work 
focused on structure disorder and its influence on the electronic properties.  The semiconductor 
utilized was amorphous silicon (a-Si) without hydrogen.  Due to high concentration of dangling 
bonds, unhydrogenated a-Si has a very high electron defects.  The high defect density prevented a-Si 
from being used as a semiconductor.  In 1969, Chittick et al. made the first hydrogenated amorphous 
silicon (a-Si:H), thereby reducing the dangling bonds of a-Si using hydrogen  [1].  A few years later, 
Spear demonstrated the good transport properties of a-Si:H, which include a high photo conductivity, 
a high electrical conductivity, and a low defect density  [2].  Then in 1976, the first a-Si:H p-n junction 
was invented  [3].  In 1979, Le Comber et al. made the first a-Si:H thin film transistor (TFT)  [4].  
Finally, large area electronic arrays of a-Si:H devices were demonstrated by Snell in 1981  [5].  Since 
that date, many applications based on a-Si:H TFT technology such as liquid crystal displays, optical 
scanners, and radiation imagers have become available.   
Compared to crystalline silicon (c-Si), a-Si:H possesses several major advantages: large-area 
deposition capability, low deposition temperatures, and standard fabrication processes.  The 
maximum deposition area in c-Si technology is limited by the wafer size; currently it is approximately 
12 inches.  However, for a-Si:H, the current size of glass substrate is approximately 2 m by 2 m, and 
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in the case of roll-to-roll fabrication technology, a-Si can be deposited onto 2 km by 2 m roll made of 
the stainless steel or polymer foil.  This capability results in a significant reduction in manufacturing 
costs.  Low deposition temperature is another advantage of a-Si:H over c-Si.  In c-Si technology, the 
fabrication temperature is approximately 900°C during the thermal oxidation process.  The deposition 
temperature of a-Si:H is well below 450°C, so the use of low-cost glass substrates is possible.  The 
current deposition technology of a-Si:H is pushing below 100°C that provides an opportunity for 
using flexible substrates such as plastic foils.  Some of fabrication processes of a-Si:H is similar to 
those of c-Si.  Therefore, certain equipment used in standard c-Si processes can easily be re-scaled for 
a-Si:H processes.  As a result, these standard fabrication processes reduce capital costs. 
Due to the capability of uniform deposition over a large substrate, a-Si:H technology is 
attractive in large area applications.  The most appealing applications of a-Si:H technology are liquid 
crystal displays and, most recently, organic light emitting diode displays. 
1.1 Liquid Crystal Displays 
a-Si:H  is extensively used in liquid crystal displays (LCDs).  A liquid crystal is a material 
that possesses both properties of liquids and crystals; thus, it does not form a rigid body but appears 
as viscous liquid.  The rod-shaped molecular structures of the liquid crystal contain strong dipoles and 
can be aligned by an applied electric field.  LCDs use the liquid crystal’s abilities to bend light.   The 
polarized light enters the back of a liquid crystal pixel.  The light passes through the liquid crystal, 
bending the light’s polarization plane, which then passes through another polarizer.  Ability of a 
liquid crystal media for transmitting and reflecting polarized light can be altered by the voltage 
applied across the liquid crystal pixel.  Therefore, the pixels of LCDs are implemented so that the 
maximum transmission of light happens when there is no voltage applied, and the minimum 
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transmission, which is less than 1% of its peak intensity, occurs when the peak voltage is applied  [6].  
For color displays, each pixel is sub-divided into three sub-pixels, and color filters are deposited on 
top of each sub-pixel corresponding to the colours of red, green, and blue. 
A display is made of an array of independently controlled pixels, and the number of pixels 
depends on the size and resolution of a particular display.  Based on the addressing scheme of the 
pixels, LCDs can be divided into two categories: passive matrix and active matrix. 
1.1.1 Passive Matrix LCD 
The passive matrix LCD (PMLCD) consists of columns and rows of metal lines; the pixels 
are located at each intersection of these lines (Figure  1.1).  Rows and columns can be driven only one 
at a time.  Rows are driven sequentially, while columns determine which pixels are on and which are 
off based on image data.  Pixels in different rows cannot be simultaneously addressed due to 
unintentional direct coupling, so the data is written row-by-row based on the row-at-once addressing 
scheme.  Passive matrix schemes have some major design drawbacks.  First, when the selected pixels 
are driven through by the primary signal voltage path, due to the row-at-once addressing scheme, the 
non-selected pixels can also be driven through due to an unwanted second signal voltage path, 
resulting in a kind of crosstalk.  As a consequence, undesirable blurred images are produced.  Second, 
since every pixel is addressed for only a fraction of the entire cycle time, the pixel is off for the 
remainder of the time and its voltage drops exponentially.  Therefore, the pixel has to be driven at a 
higher voltage than the required to compensate the difference.  The fluctuation in voltage produces a 
major challenge to passive matrix as it reduces the contrast and lifetime of the display.  The 
performance degradation becomes worse as the number of rows increases.  Thus, very large passive 
matrix displays are not feasible. 
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Figure  1.1. Schematic of pixel array of a PMLCD. 
1.1.2 Active Matrix LCD 
Figure  1.2 depicts the active matrix LCD (AMLCD) using a-Si:H TFT as the switching 
element to control the writing of the data to the pixel.  After the data is written, the voltage is held at 
that level by a storage capacitor CS, and is isolated from changes in the signal voltage.  As a result, 
compared to the passive matrix, the active matrix has better brightness, longer lifetime, and sharper 
contrast.  In addition, since the TFT needs less current to control the luminance of a pixel, the current 





Figure  1.2. Schematic of pixel array of an AMLCD with TFTs used as switches. 
1.2 Organic Light Emitting Diode Displays 
Recently, a new emissive technology called organic light emitting diode (OLED) displays has 
been developed.  In these displays, current is passed through a thin multi-layer organic material where 
it is converted into light.  OLEDs require no backlighting, so they have high luminous efficiencies.  
They have also shown promise for brighter backgrounds, sharper images, better color quality, larger 
viewing angles, lower voltage (< 10V), and faster switching times (~ ns)  [7].   OLED fabrication 
processes require fewer steps and have lower material costs than LCDs.  Due to these advantages, 
OLED displays have the potential to replace LCDs and become the next dominant force in the flat 
panel display market.  Similar to LCDs, OLED displays can be made in both active and passive 
matrix addressing schemes. 
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1.2.1 Passive Matrix OLED Display 
In the array of the passive matrix OLED (PMOLED) display, electrically isolated row and 
column lines are arranged in a matrix.  Figure  1.3 shows an external control view of a PMOLED 
display, where each OLED pixel is represented as an equivalent diode.  PMOLED arrays use the 
same row-at-once addressing scheme as PMLCD arrays, where the data is written row by row to 
prevent unintentional direct coupling.  Thus, PMOLED displays suffer similar problems to those of 
PMLCDs.  PMOLED displays have another problem: while addressing any given pixel, a large 
number of non-addressed pixels become reverse biased.  The long-term reverse bias causes an 
irreversible breakdown in OLEDs and has to be prevented by the use of a pulsed current source  [8].  
The selection time of each pixel decreases as the resolution of the display increases; thus, large 











Figure  1.3. External control view of a PMOLED. 
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1.2.2 Active Matrix OLED Display 
Similar to AMLCDs, the active matrix OLED (AMOLED) arrays use TFTs as active 
elements to isolate the OLED from the row and column select lines so each pixel is addressed 
separately.  Hence, AMOLEDs avoid the problems found in PMOLEDs.   Unlike AMLCDs where 
TFTs are used only as pixel switches, TFTs in AMOLED arrays are used both in switching and in the 
analog control of OLED current.  When a pixel element is selected to be “ON,” the information is 
sent to the pixel TFT, which sets the brightness of the pixel.  The TFT then retains this information 
and continuously controls the current flowing through the OLED.  Hence, the main advantage of 
AMOLED over PMOLED is that the OLED can be operated during the entire timeframe without the 
need for the large current to maintain the brightness level. 
1.3 Motivation 
a-Si:H TFTs are widely used in today’s large area display applications such as AMLCDs.  
They are also used in AMOLED applications as switching devices and analog active components in 
the pixel circuits.  However, a-Si:H TFTs show device characteristic degradation after prolonged bias 
stress.  Both the threshold voltage (VT) and the subthreshold slope (S) change over time when a gate 
bias is applied.  The threshold voltage is the gate voltage required to turn the TFT on.  The 
subthreshold slope is an important parameter characteristic of the subthreshold region and is defined 
as the voltage required to either increase or decrease the drain current by one decade (its unit is 
V/decade).  These two bias induced metastability problems, especially VT shift, seriously limit a-Si:H 
TFT application and effect the long-term performance of a-Si:H TFT circuits.  Applications that are 
VT shift intolerant usually have no means of using a-Si:H TFTs or require complicated VT shift 
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compensating circuits to reduce the effect of VT shift.  Due to these reasons, other alternatives need to 
be explored. 
a-Si:H TFTs show an exponential transfer characteristic in the subthreshold region.  Since the 
operation is below the threshold, the effect of metastability problems may be kept minimal.  
Moreover, the typical power consumption of TFTs in the subthreshold region is on the order of nano-
watts, making them suitable for low power design.  However, the low current in the subthreshold 
operation could potentially cause problems in the circuit building blocks such as matching 
characteristics of a current mirror.  As a result, detailed analysis of a-Si:H TFT current-voltage (I-V) 
characteristics in the forward subthreshold operation is required.  A detailed model needs to be 
constructed, and the application to current mirrors should be examined. 
1.4 Thesis Outline 
In this thesis, a detailed model of a-Si:H TFT in the forward subthreshold region is derived, 
and this model is verified by static and dynamic experiments.  The matching characteristics of current 
mirror circuits under the forward subthreshold operation are also studied. 
Since a-Si:H TFT is the device under study in this thesis, a good understanding of the device 
physics is essential.  Chapter 2 discusses the physics of the a-Si:H TFT and bias induced 
metastability.  This chapter gives an overview of the a-Si:H TFT structure, the density of states 
distribution, and TFT static operation.  The background knowledge on TFT metastability issues is 
also discussed. 
Chapter 3 presents the derivation of the forward subthreshold static and dynamic models.  It 
gives a complete static model, which includes model equations for the subthreshold saturation region 
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and for the subthreshold triode region, respectively.  This chapter also presents the dynamic model 
that examines the subthreshold slope shift and VT shift in the subthreshold region. 
Chapter 4 covers the results of all the experiments verifying the static models derived in 
Chapter 3.  Based on the experimental data, the empirical model equations are obtained and are 
compared with the theoretical model equations.  This chapter also investigates the results of stress 
experiments and verifies them with the dynamic model mentioned in Chapter 3. 
Chapter 5 studies the a-Si:H TFT current mirror circuit application.    The fidelity of current 
matching is examined, and results are shown. 





Chapter 2                                                   




Disorder of the atomic structure is the main characteristic that differentiates a-Si from c-Si 
materials.  The periodicity of the atomic structure is central to the theory of c-Si.  However, a-Si lacks 
the long-range order that is in c-Si; thus, initial studies showed that a-Si material could not be used for 
electronic devices due to its high defect density.  Later, hydrogen was introduced into the films via 
the glow discharge of silane gas [1], and the defect density was greatly reduced that led to the 
fabrication of a-Si:H p-n junction diodes, and eventually a-Si:H TFT [5]. 
In today’s application, a-Si:H TFTs can be used as switching elements such as on-pixel 
switches or as analog active devices such as on-pixel amplifiers, dynamic loads, and output current 
drivers.  However, a-Si:H TFTs exhibit device characteristic degradations that both the threshold 
voltage and the subthreshold slope change over time under gate bias stress.  These degradations 
hinder the performance of a-Si:H TFT circuits. 
The a-Si:H TFT structure, density of states distribution, static operation, and bias induced 
metastability are discussed in this chapter. 
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2.1 Device Structure 
The commonly used TFT structure is the inverted-staggered bottom-gate TFT due to its 
simple fabrication process.  The complete fabrication process requires five different photolithography 
masks: gate metal, transistor islands and channel layer, n+ patterning layer, via layer, and top metal 
layer masks.  Table  2.1 presents the typical thicknesses of the different layers of TFT structures  [10]. 
Table  2.1. Typical thickness of the different layers of TFT structures. 
Layer Thickness (nm)
Gate metal 130 
a-SiNx:H gate dielectric 300 
a-Si:H 50 
a-SiNx:H passivation layer 250 
n+µc-Si:H contact layer 50 
Al metallization layer 500 
 
Figure  2.1 shows the cross section of a-Si:H TFT, which indicates that it is a three terminal 
device.  It consists of an undoped a-Si:H layer sandwiched between gate and passivation dielectrics 
(a-SiNx:H), along with low-resistivity source and drain contacts.  Therefore, the TFT has two a-
Si:H/a-SiNx:H interfaces.  The a-Si:H/a-SiNx:H interface that is deposited before a-Si:H film and 
closer to the gate terminal is referred to as the front interface.  The interface closer to the drain and 
source terminals is referred to as the back interface.  N-channel accumulation mode operation is most 
commonly used.  Equivalent P-channel transistor is not used due to much lower mobility of holes in 
a-Si, which gives a factor of 100 drain current reduction compared to the N-channel transistor  [11].  
Depletion mode devices are prevented by the high defect density of doped material, which makes it 




Figure  2.1. Cross-section of an inverted staggered a-Si:H TFT. 
2.2 Density of States 
c-Si materials possess long range order in its periodic lattice structure, resulting in a well-
defined conduction band edge, valence band edge, and the band gap.  Figure  2.2 illustrates the atomic 
structure and density of states (DOS) distribution of the c-Si  [12].  For DOS distribution of c-Si, no 
































Figure  2.2. Atomic structure and DOS distribution in crystalline silicon. 
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a-Si materials do not possess long range order, but retain short range order characteristics of 
Si lattice.  Compared to c-Si, a-Si also has a high density of dangling bond defects.  Therefore, a-Si 
exhibits a complex DOS distribution.  As shown in Figure  2.3, a-Si has conduction and valence bands 
just like c-Si, but the band tails of a-Si are extended into the forbidden gap  [13].  These tail states 
arise from variation in bond lengths and angles in the structure.  Beside the tail states, deep states also 



































































Figure  2.3. Atomic structure and DOS distribution in amorphous silicon. 
The DOS distribution of a-Si in the mobility gap is asymmetrical, with the tail states near the 
conduction band having a narrower distribution than the tail states near the valence band.  This 
asymmetry implies more holes have been trapped resulting in a lower hole mobility  [13].  The tail 
states and deep states are referred as localized states.  The other states are called extended states 
where the carriers are free to move, which are not spatially defined.  The mobility of carriers in 
extended states is much higher than that of carriers in localized trap states.  This is because in 
localized states, the conduction takes place by a series of trap and release events; hence, the mobility 
is lower than that of the carriers in extended states  [11].   Due to the mobility difference in localized 
states and extended states, the mobility edge concept is often used in a-Si.  The mobility edge is a 
defined cutoff line between the tail states and extended states.  The mobility inside of the gap is both 
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temperature dependent and time dependent.  It is temperature dependent due to the inherent thermal 
activation process, and it is time dependent due to the trap-release time distribution in the band tail 
and deep states  [13]. 
2.3 A-Si:H Device Physics and Static Model 
Depending on the gate-source voltage VGS, different regions of operation can be identified:  
above-threshold, subthreshold, and Poole-Frenkel emission  [14].  The subthreshold region is 
comprised of forward and reverse subthreshold regions. The above-threshold and forward 
subthreshold regions of operation are referred to as the forward region (VGS > 0 V) of operation.  The 
reverse subthreshold and Poole-Frenkel regions of operation are referred to as the reverse region (VGS 
< 0 V) of operation, where the TFT is ideally off.  Figure  2.4 displays the different regions of 
operation of a-Si:H TFT. 































VDS = 20 V
10 V
 
Figure  2.4. IDS as a function of VGS for different values of the drain-source voltage VDS = 5, 10 and 20 
V showing the different regions of operations. 
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2.3.1 Above-threshold region 
In the above-threshold region (VGS > VT), the TFT is considered on and conducts a significant 
amount of current between the drain and the source terminals.  In this region, the quasi-Fermi level 
lies close to the conduction band edge.  As a result, the number of free electrons that participate in 
conduction increases, and the TFT can supply a high above-threshold current, which is in the range of 
µA  [15].  The threshold voltage may be defined as the voltage at which the Fermi level enters the tail 
states.  Depending on the value of the drain voltage VDS, the above-threshold region can be divided 
into two sub-regions: linear region (VDS << VGS) and saturation region (VDS > VDSAT).  The generic 
equation for the above-threshold region is written as  [10] 






WCI −−−= −1 . (2.1) 
Here, µeff is the effective field mobility, Ci is gate dielectric capacitance (F/cm2), W and L are the 
channel width and channel length respectively.  α is the power parameter and is given by 2Vnc/Vth, 
where Vnc is a measure of the slope of the conduction band tail in a-Si:H and Vth is the thermal 
voltage.  ξ is the property of a-Si:H material and is defined as  [10] 
 
















ααNVq th  (2.2) 
for a reference electron concentration N0 = 1017 cm-3. 
In the linear region, since VDS << VGS, , the drain current IDS can be obtained by substituting 
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For VDS higher than the saturation voltage Vdsat, the TFT operates in the saturation region.  
The saturation voltage Vdsat is the voltage for which the density of mobile carriers at the drain side of 
the channel reduces to the pinch off condition and is given by 
 ( )TGSsatdsat VVV −=α , (2.4) 
where αsat is the saturation parameter.  Therefore, substituting VGS - Vdsat for VGD in Eqn. (2.1) yields 
the drain current in the saturation region as  [10] 
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where ( ) .11 ααγ satsat −−=  
If channel length modulation is included, the saturation current equation is modified as  [10]  




−= −1 . (2.6) 
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Here, the parameter xcm describes the channel length modulation and is defined as 
 effDScm LVx /1 λ+= , (2.7) 
where λ is the channel modulation parameter. 
2.3.2 Subthreshold region 
In the subthreshold region of operation, the TFT switches from off to on and the current 
changes exponentially from a low off current, which is in pA, to a high on current, which is in µA.   
Depending on the polarity of the gate bias, there are two sub regions: forward subthreshold and 
reverse subthreshold. 
The forward subthreshold region is defined as VT  > VGS > VTS, where VTS ~ 0 V is the 
boundary of the forward subthreshold region  [15].  At the low positive gate voltage, the Fermi-level is 
in the middle of the band gap close to its intrinsic level, and hence, most of the induced carriers go 
into the deep localized states in the a-Si:H layer and into interface states at the a-Si:H/insulator 
interfaces.  A small fraction of electrons close to the front interface in the a-Si:H bulk layer 
participate in conduction, which leads to a subthreshold current in the order of 10-12 to 10-8 A  [15].  















WII exp0 , (2.8) 
where Isub0 is the magnitude of current in the subthreshold region, and Sf is the forward subthreshold 
slope that can be obtained by measuring the slope of the log-linear plot of IDS versus VGS when the 
TFT operates in the subthreshold region. 
In the reverse subthreshold region, due to the negative VGS, electrons are repelled from the 
front interface, which reduces the role of the front interface in conduction.  Subsequently, a high 
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density of interface states is present at the back interface.  Therefore, a weak electron channel is 
formed, which provides a conduction path between the drain and source electrodes in the reverse 



















exp0 , (2.9) 
where Sr is the reverse subthreshold slope and γn is a unitless parameter accounting for two 
dimensional effects.   
2.3.3 Poole-Frenkel Region 
As VGS becomes more negative, the TFT enters the Poole-Frenkel region where the leakage 
drain current increases exponentially with an increase in the negative VGS.  Accumulation of holes at 
the front interface by the negative VGS provides a conduction path for this type of leakage current.  
This front channel conduction due to the hole generation is a result of Poole-Frenkel field-enhanced 
thermionic emission at the vicinity of the gate-drain overlap.  The IDS equation in the Poole-Frenkel 














VWOLJI γexp , (2.10) 
where JOF is the effective current at zero bias, γp is a parameter accounting for two-dimensional 
effects, OL is the overlap area, and VPF is the effective Poole-Frenkel voltage parameter. 
A good TFT should have low VT, low leakage current, small subthreshold slope, high 
ON/OFF switching ratio, and high µeff.  Typical values for the a-Si:H TFT parameters are given in 
Table  2.2  [16]. 
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Table  2.2. Typical values of a-Si TFT parameters. 
Physical Parameters Value unit 
VT - threshold voltage 2 – 4 V 
Leakage current ~ 10 fA 
S - subthreshold slope 0.3 – 0.5 V/decade
switching ratio 106 - 108  
µeff  - effective mobility 0.4 – 1 cm
2/V-s  
α - power parameter 2 to 2.27  
 
2.4 Bias Induced Metastability 
a-Si:H TFTs exhibit a slow change in VT and the subthreshold slope after prolonged gate bias 
stress.  For digital circuits, a small VT shift can be tolerated but it reduces the lifetime and reliability 
of the system.  For analog circuits, the VT shift poses a serious bottleneck for long-term performance.  
The subthreshold slope shift degrades the current driving capability and hence reduces the switching 
speed.   
The effect is metastable, and the electrical characteristics can be mostly restored by removing 
the bias stress and annealing the device at the high temperature.  To explain this effect, two 
mechanisms have been proposed in the literature: (i) charge trapping, and (ii) defect state creation 
 [18],  [19]. 
2.4.1 Charge Trapping 
Charge trapping occurs primarily in PECVD SiN insulator TFTs, where the high density of 
defects can trap charges when the TFT is under the gate bias stress.  Electrons are injected into the 
insulator layer of a-Si:H TFT to cause the VT shift.   Depending on the broad distribution of energies 
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for the trapping levels in the a-SiNx:H layer, two kinds of charge trapping behaviour are observed: 
interfacial charge trapping at the a-Si:H/a-SiNx:H boundary, and bulk charge trapping inside of the a-
SiNx:H layer  [18]. 
The two trapping behaviours describe how electrons are being trapped.  Electrons are first 
trapped in the localized interfacial states at the a-Si:H/a-SiNx:H interface; then, these electrons are 
thermalized to deeper energy states inside the a-SiNx:H layer (bulk) by either multiple-trapping and 
emission process  [20] or variable-range hopping process  [18].  The interfacial charge trapping states 
are often called fast states due to their fast re-emission times.  The density of these fast states 
decreases when the optical band gap of the a-SiNx:H layer increases.  The bulk charge trapping states 
are called slow states due to their slow re-emission times.  The number of these deep traps can be 
reduced in a wider band gap, nitrogen-rich a-SiNx:H layers.  Since the redistribution of trapped charge 
does not occur by conduction in a-SiNx:H, the mechanism shows very little temperature dependence. 
2.4.2 Defect State Creation 
The second mechanism related to metastability is defect state creation, in the a-Si:H layer or 
at the a-Si:H/a-SiNx:H interface, which increases the density of deep gap states.  This involves 
breaking down the weak silicon-silicon bonds of the tail states, and forming silicon dangling bonds in 
the deep states  [21],  [22].   
When a positive gate bias is applied to the TFT, the electrons are accumulated at the a-Si:H/a-
SiNx:H interface.  Most of these electrons reside in the conduction band tail states.  The presence of 
electrons in the tail states results in the breaking of weak bonds and the formation of electron traps, 
which implies the creation of deep state defects.  Consequently, the Fermi level is lowered, which is 
seen by the reduction of field effect mobility.  The created defect states can positively shift VT; 
however, only the states with energy position in the upper part of the energy gap can degrade the 
  
21 
subthreshold slope  [23].  Defect state creation is independent of nitride, implying that state creation 
takes place in the a-Si:H active layer  [15]. 
The physics of state creation and the state removal process can be explained by the defect 
pool model  [23].  In a-Si:H, the defect pool is a large pool of potential defects consisting of silicon 
dangling bonds.  The defect pool model explains that the density of states distribution in the mobility 
gap of amorphous material is dependent on the Fermi energy position during equilibration.  The states 
in the a-Si:H distribute near the conduction band of the band gap if the Fermi level is close to the 
valence band, whereas they distribute near the valence band if the Fermi level is close to the 
conduction band. 
2.4.3 Discussion 
Both charge trapping and defect state creation mechanisms cause TFT VT shift.  However 
there are several distinctions between these two.  The first difference between the two mechanisms is 
that charge trapping in the nitride occurs at the high gate voltage bias and long stress times, whereas 
defect state creation happens at lower stress voltage (below 25 V) and shorter stress times  [24].  
Second, depending on the polarity of the trapped carriers, i.e., electron or hole, VT shift can be either 
positive or negative for charge trapping mechanism  [15].  In contrast, defect state creation causes a 
metastable increase in the density of deep states; hence, the increase in the number of defect states 
causes VT to increase positively in the N-channel TFTs  [15].  Third, charge trapping is nitride related, 
but defect state creation is independent of nitride  [15].  Lastly, charge trapping is characterized by a 
logarithmic time dependence and is independent of temperature  [18].  Defect state creation, on the 
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The most common forward subthreshold model from literature is defined in Eqn. (2.8) and is 















WII exp0 . (3.1) 



































WII expexp0 , (3.2) 
where VGD is the gate-drain voltage.  However, both Eqns. (3.1) and (3.2) fail to explain the effect of 
VDS on IDS.  Furthermore, since the subthreshold current is low, few studies have been performed on 
the forward subthreshold operation, especially with respect to dynamic operation and circuit 
applications.   
Although the subthreshold operation is well studied in the conventional metal-oxide-
semiconductor field-effect transistor (MOSFET) models, because of a-Si:H unique device 
characteristics, MOSFET models cannot accurately predict the characteristics of a-Si:H TFTs due to 
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the presence of both free and trapped carriers.  Therefore, we need to construct a detailed forward 
subthreshold model of a-Si:H TFTs. 
This chapter presents a theoretical forward subthreshold model of a-Si:H TFT static and 
dynamic characteristics. 
3.1 Static Characteristics 
In this section, density of states, conductivity, and trapped and free carrier concentrations of 
a-Si:H are explained, followed by the derivation of the forward subthreshold compact model.  Two 
sub-regions, saturation and triode, are identified, and their current equations are provided. 
3.1.1 Conductivity, Trapped and Free Carrier Concentrations 
Figure  3.1 plots the density of states (DOS) of the a-Si:H mobility gap  [27].  The distribution 
of the localized states in the mobility gap is modeled by exponential distributions of tail and deep 
states for both acceptor-like and donor-like states.  States with energies higher than the conduction 
band edge EC are the extended states of the conduction band for which the electron band mobility 
µband holds true.  µband is dependent on the disorder of a-Si:H and is approximately 13 cm2/Vs at room 
temperature (300 K)  [10].  Neglecting the hopping conduction for the localized states, the 
conductivity σn (Ω-1cm-1) is mainly due to electrons excited to the extended states and is defined as 
 freebandn nqµσ = .              (3.3) 



















EENn ψexpexp , (3.4) 
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where EF denotes the Fermi-level, NC is the concentration of free electrons when EF = EC, k is 
Boltzmann’s constant, T is the temperature, Vth is the thermal voltage and is defined as Vth = kT / q, ψ 
is the band bending and is defined as ψ = (EF – Ei) / q, nfi is the density of free electrons for no band 
bending and is defined as nfi = NC exp(Ei – EC) / kT, where Ei is the intrinsic Fermi-level of a-Si:H. 





































Figure  3.1. Illustration of the DOS in intrinsic a-Si:H.  Adopted from  [27]. 























nn ψψ expexp , (3.5) 
where nti is the density of trapped electrons when EF = Ei, Vnt is the characteristic exponential slope of 
the acceptor-like tail states (conduction band tail states), ndi is the density of trapped electrons in the 
deep states, and Vnd is the characteristic exponential slope of the acceptor-like deep states. 
3.1.2 Forward Subthreshold Compact Model 
In the forward subthreshold region (VT  > VGS > VTS, where VTS is the border of the forward 
subthreshold region), the a-Si:H TFT is switched from on to off, and the current changes 
exponentially from a high on current (~ µA) to a low off current (~ pA).  In this region, the Fermi-
level is in the middle of the band gap close to its intrinsic level.  Most of the induced electrons go into 
the interface states at the front interface and localized acceptor-like deep states in the a-Si:H band 
gap.  A small fraction of electrons close to the front interface participate in conduction, which leads to 
a small subthreshold current on the order of 1 fA to 10 nA.  The characteristics of these states are a 
strong function of the quality of different TFT layers.  The interface between the a-Si:H layer and 
gate insulator is referred to as the front interface.  The band bending at the front interface is an 
important factor in determining the I-V characteristics in the forward subthreshold operation.   
For an arbitrary location in the channel, the applied voltage Va can be defined as the 
difference between the gate metal Fermi-level and the Fermi-level in the a-Si:H layer 
 iSfFBa VVV +=− ψ , (3.6) 
where VFB is the flat band voltage, ψSf is the band bending at the front interface, and Vi is the voltage 
drop over the gate insulator layer.  Gauss’ Law for the electric field at the front interface E0 yields 
 ( ) 00 ECQVC SfSfssfiii εψψ +−=+ . (3.7) 
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Here, Ci is the gate dielectric capacitance per unit area, Qi is the charge in the gate capacitance per 
unit area, Cssf is the effective interface capacitance and is equal to q2Dssf, where Dssf is the effective 
density of states at the front interface, ψSf0 is the band bending at the front interface in the absence of 
voltage, and ε is the a-Si:H dielectric constant.  The term εE0 is the total charge in the a-Si:H 
semiconductor layer per unit area, which includes free carriers and charge trapped in the localized 















εψψψ +−+=+− , (3.8) 
which describes the band bending at the front interface as a function of Va. 
Since the density of trapped electrons at the interfaces and deep states are the main charge 
components in the forward subthreshold region, Eqn. (3.5) can be simplified to only consider the 










nn ψexp . (3.9) 
In the subthreshold region, assume the change in band bending in the a-Si:H layer is trivial due to the 
small thickness of a-Si:H layer, the entire a-Si:H layer acts as a very thin layer with the average band 
bending at the front interface, ψSf.  Therefore, replace ψ in Eqn. (3.9) by ψSf, the charge in the deep 













ε exp0 . (3.10) 
Substituting Eqn. (3.10) into Eqn. (3.8) gives 
























ψψψ exp0 . (3.11) 
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Since the third term on the right hand side of Eqn. (3.11) only considers trapped electrons in 
the deep acceptor-like states.  As mentioned before, the interface states also play an important role in 
the subthreshold operation.  However, the interfacial and deep states cannot be distinctly separated.  
Therefore, to include both charge components, the Taylor’s expansion is applied on the third term on 
the right hand side of Eqn. (3.11), which yields 
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where Csd is the effective capacitance of the deep acceptor-like states in the a-Si:H bulk and is defined 
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++= 1 . (3.14) 
VTS is the boundary of the forward subthreshold or the threshold voltage in the forward subthreshold 
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where Isub0 denotes the magnitude of current in the forward subthreshold region and is defined as Isub0 
= qµbandnfitsiSf.  Note that due to the inverted-staggered bottom-gate TFT structure, the integration is 
done by integrating from VS to VD.  This is different from the MOSFET current equation, where it is 
integrated from 0 to VDS because the gate of a MOSFET transistor is at the same structure level as the 
source and drain. 
Eqn. (3.18) is the general current equation for the forward subthreshold region.  Similar to the 
subthreshold model of MOSFET  [28], Eqn. (3.18) encompasses of two regions of operation: the 
saturation region and the triode region.  In the subthreshold saturation region, IDS is almost 
independent of VDS.  However, in the subthreshold triode region, IDS depends on VDS. 
3.1.2.1 Subthreshold Saturation Region 
In the subthreshold saturation region, the concentration of electrons at the drain end of the 
channel can be approximated as zero when compared to the concentration at the source end.  Any 
electrons in the channel that diffuse close to the drain are immediately swept into the drain by the 
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applied electric field in this region.  Therefore, the diffusion current no longer shows dependence on 
the electron concentration at the drain, and the current in the TFT depends only on Vs.  Eqn. (3.18) 















WII exp0_, . (3.19) 
3.1.2.2 Subthreshold Triode Region 
The subthreshold triode region describes the current operation for the small VDS.  By factoring 



































WII exp1exp0_, . (3.20) 
3.2 Dynamic Characteristics 
The study of metastability characteristics, such as VT shift and subthreshold slope shift under 
prolonged bias stress, is critical in predicting the long-term performance of TFT circuits.   
3.2.1 Subthreshold Slope Shift 
As mentioned in Chapter 2, the subthreshold slope changes over time during a gate bias 
stress.  Since the subthreshold slope is time dependent, by having t as a time parameter, Eqn. (3.14) 
can be rewritten as 
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Here, the effective interface capacitance Cssf and the effective capacitance of the deep acceptor-like 
states Csd are two time dependent parameters.  The interfacial charge trapping states contribute to Cssf, 
while the deep states in the a-Si:H bulk layer contribute to Csd.  How exactly these two states affect 
the subthreshold slope degradation under the long-term gate bias stress will be examined in Chapter 
4. 
3.2.2 VT shift 
Since the subthreshold operation is in the region below the threshold voltage, ideally there 
should be no VT shift.  However, since VT shifts are due to the charge trapping and defect state 
creation, these two metastable mechanisms also exist in the subthreshold region.  Therefore, 
theoretically there will be a VT shift in the forward subthreshold operation or VTS shift.  Thus, Eqn. 
(3.15) can be rewritten by considering time effects as  













QVtVtVtV +−−=>∆+== 000 ψ . (3.22) 
As mentioned in Section 3.1.2, VTS is derived by assuming that the change in band bending in 
the a-Si:H layer is trivial due to the small thickness of the a-Si:H layer.  The static threshold voltage 
equation is defined as  [15] 
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++=− 1 . (3.24) 
Here, Vth is the thermal voltage, which has a time independent value around 25.8 mV at the room 
temperature.  Therefore, the difference between VT and VTS is proportional to the threshold band 
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bending, ψST, and the subthreshold slope, Sf.  The threshold band bending plays an important role in 
generating a VT shift.  The localized interfacial states are increased due to the band bending, and these 
charged interface states cause defect states, which increase trapping in the tail states of the a-Si:H 
bulk layer  [11].  Since the threshold band bending is not concerned in the subthreshold operation, the 
effect of VTS shift can be mainly contributed by the change of subthreshold slope.  The next chapter 
will examine the VTS shift in detail. 
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In Chapter 3, static and dynamic models of a-Si:H TFT in the forward subthreshold region 
are derived.  In order to verify these models, static measurements and stress tests were performed.   
Empirical static models are built directly from the experimental data to compare with the theoretical 
models.  The experimental setup, the static experiments, and the dynamic experiments are discussed 
in this chapter. 
4.1 Experimental Setup 
The a-Si:H TFTs used by the experiments were the inverted-staggered, bottom-gate design 
with a passivating silicon nitride layer on top of the a-Si:H channel layer.  The samples were annealed 
at 175 °C for 3 hours and cooled for 4 hours before each measurement.  The annealing and cooling 
procedures were verified to restore both TFT I-V transfer characteristics and VT to within 5% of their 
original pre-stress values.   
The measurement and stress tests were done on the TFTs using a parametric test system 
comprising the Keithley 236 source measurement units (SMUs).  The experimental setup is shown in 
Figure  4.1.  Two SMUs were used as controlled voltage source to measure the current flowing 
through them.  The TFTs under test were on a die bonded to a dual-in-line package.  The packaged 
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die was placed in the Keithley 236 choke, which was attached to SMUs.  SMU1 and SMU2 were 
connected to the gate and the drain of the tested TFT respectively, and the source was connected to 
the system ground in all the measurements.  For IDS versus VGS measurements, VDS was set to a fixed 
value and a sweep of VGS was taken.  For IDS versus VDS measurements, VGS was set to a fixed value 
and a sweep of VDS was taken.  One second of delay time and one second of holding time were 
maintained between each step of the sweep in SMUs to deal with transient current fluctuations.  For 
the constant voltage stress tests, a fixed voltage was applied to the gate of the TFT, whereas the drain 
is either kept at zero bias or at a fixed voltage.  After a predetermined stress time, the TFT was 
switched from stress to measurement, and a sweep of IDS versus VGS was taken.  Then, the process was 
repeated.  The stress tests could be set automatically by a timing setup in the SMUs. 
 
Figure  4.1. Experimental setup for TFT measurements using SMUs. 
The VT and subthreshold slope of the tested TFT were determined by either the linear or 
saturation extrapolation of the transfer curve of IDS versus VGS.  Computer programs such as Excel and 
Matlab were used to graph and perform extrapolation.  After each stress test, the TFT was annealed to 
restore the initial device characteristics, and the experimental procedure was repeated using a 
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different voltage setting or a different TFT.  The measurement was done on different sizes of TFTs in 
order to check the dependence of TFT dimension on VT. 
4.2 Static Experiments of I-V Characteristics 
Before studying the static models of the forward subthreshold operation, we need to first 
study the dependence of I-V characteristics on VDS.  Second, we need to observe the dependence on 
different TFT dimensions.  Finally, we can obtain the empirical model equations based on the 
experimental data for the two sub-regions, namely, subthreshold triode region and subthreshold 
saturation region.  Therefore, a number of static experiments were performed and are discussed in the 
following section.  
4.2.1 IDS versus VGS for Different VDS 
We need to study the dependence of the I-V characteristics on VDS, and to comprehend the 
role of VDS in the subthreshold operation.  Two tests were carried out and a 400µm/23µm TFT with VT 
≈ 2.4 V was used.  The Cadence layout of single TFTs with different dimensions is given in 
Appendix A.  The first test measured IDS versus VDS for a fixed VGS value.  During the sweep, VGS was 
set to 2 V and VDS was swept from 0 V to 3 V with a step size of 50 mV.  As seen in Figure  4.2, when 
VDS is above 1 V, IDS becomes roughly constant, which indicates that IDS is virtually independent of 
VDS.  Therefore, the region is called the saturation region.  When VDS is below 1 V, the drain current 
exponentially decreases as VDS decreases.  Thus, the region is called triode region or linear region, 
similar to the above-threshold characteristics of TFT where IDS is linear with VDS. 
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Figure  4.2. IDS as a function of VDS for a fixed VGS value (VGS = 2 V). 
  The second test involved sweeping of VGS for different VDS values from 0.5 V to 3 V.  In this 
test, for each VDS value, a sweep of VGS was taken.  Figure  4.3 shows log IDS as a function of VGS for 
different VDS.  Again this graph shows from VGS = 1 V to VGS = 2.4 V (≈ VT), the drain current is 




























Figure  4.3. IDS as a function of VGS for different VDS values. 
4.2.2 IDS versus VGS for Different TFT Dimensions 
Geometry dependence is an important parameter in the drain current equations.  From Eqn. 
(3.18), we see the dependence of drain current on TFT size, which is measured by width over length 
(W/L).  Thus, we need to verify this dependence in the experiments.  Figure  4.4 illustrates the log IDS 
versus VGS for four different TFT dimensions, and Table  4.1 shows comparison of the TFT W/L ratio 
and its corresponding drain current. 
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Figure  4.4. IDS as a function of VGS for different transistor dimensions. 
Table  4.1. Comparison of the TFT width over length (W/L) ratio and the drain current ratio. 
TFT Dimension 
(W/L) 
W/L Ratio TFT Dimension Ratio Measure of IDS at VDS = 
1.5 V and VGS = 2.0 V 
IDS 
Ratio 
100/23 4.35 reference = 1 9.96×10-9 1 
200/23 8.7 2 1.97×10-8 2 
 
Figure  4.4 clearly illustrates that as the W/L ratio goes up, the drain current goes up 
accordingly.  Table 4.1 presents the numerical comparison of TFT dimension ratio with IDS ratio, 
which demonstrates the dependence of IDS on the transistor dimensions as the TFT W/L ratio 
increases, IDS increases with the same ratio.   
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4.2.3 Forward Subthreshold Region 
The forward subthreshold equation, Eqn. (3.18), of the a-Si:H TFT consists of two regions of 
operation: the saturation region and the triode region.  Which of these regions the TFT operates in 
depends on VDS.  As illustrated in Figure  4.2, in the saturation region, the current is nearly 
independent of VDS, whereas in the triode region, the current depends on VDS. 
4.2.3.1 Subthreshold Saturation Region 
In order to build an empirical model for the subthreshold saturation region, we need to find 
the subthreshold slope first.  The forward subthreshold slope, Sf, is an important characteristic 
parameter.  One way of computing Sf is to measure the slope of the log-linear plot of IDS versus VGS 
when the TFT operates in the forward subthreshold region.  The inverse forward subthreshold slope 
(1/Sf) is defined as 
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Rearranging Eqn. (4.2), the empirical equation for the saturation region can be derived as  




VVI += − . (4.4) 
  
39 
By taking the exponential on both side of Eqn. (4.4) and rearranging, the empirical IDS equation is 









































0_, , (4.5) 
which is same as the subthreshold saturation equation mentioned in Eqn. (3.19). 
Figure  4.5 depicts the comparison of the model with experimental data for the subthreshold 
saturation region.  The forward subthreshold slope was extracted to be 0.47 V/decade, which is a 
typical value for a TFT subthreshold slope.  Good agreement between modeling and experimental 
results is obtained, and the discrepancy is less than 5%. 
























4.2.3.2 Subthreshold Triode Region 
From Figure  4.2, as VDS decreases to below 1 V and enters into the subthreshold triode region, 
IDS begins to decrease exponentially.  This phenomenon can be modeled by Matlab and trial and error.  
IDS at VDS = 1 V has the same value as IDS in the saturation region.  As a result, IDS in the triode region 























exp0_, . (4.6) 
Since IDS,fs_Triode is an exponential function and the forward subthreshold slope is the same in the triode 
region as in the saturation region, X can be solved by Matlab.  The Matlab code is provided in 
Appendix B.   Figure  4.6 shows graphs of solving X by the trial and error approach, and Figure  4.6c) 
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which is same as Eqn. (3.20).  The comparison between the model and experimental data (with VGS = 
2 V) for the subthreshold triode region is illustrated in Figure  4.7.  Good agreement between 
modeling and experimental results is obtained, and the discrepancy is less than 5%. 
Figure  4.8 shows a family of curves measured from the same TFT with VGS ranging from 0.5 
V to 10 V.  From 0.5 V to 2.5 V, the TFT is in the forward subthreshold region, and IDS is 
independent of VGS.  In these curves, the transition point from the subthreshold linear region to the 
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subthreshold saturation region occurs around VDS = 1 V.  As VGS increases above 2.5 V (> VT), the 
TFT enters the above-threshold region where IDS is dependent on VDS.   



















Figure  4.6. Curve fitting by Matlab for solving X term in the subthreshold triode region, a) X = 
exp(VDS / Sf), b) X = exp(–VDS / Sf), and c) X = 1 – exp(–VDS / Sf). 
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Figure  4.7. Comparison between modeling and experimental data for the subthreshold triode region. 

























Figure  4.8. IDS as a function of VDS for different VGS value. 
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4.3 Dynamic Experiments of I-V Characteristics 
In this section, we need to examine dynamic characteristics in the forward subthreshold 
region.  We first need to investigate two metastabilities, subthreshold slope and VT shift, in the 
presence of constant voltage stress.  The constant voltage stress experiments were carried out to gain 
an understanding of the dynamic characteristics of these two metastabilities.  We then observe the 
effect of constant voltage stress on TFT in the subthreshold saturation region and subthreshold triode 
region, respectively. 
4.3.1 Constant Voltage Stress 
The simplest pixel circuit for AMOLED displays consists of 2 TFT transistors (2T circuit) as 
illustrated in Figure  4.9  [29].  During the programming cycle, the switching TFT (T1) is on and the 
data voltage is written from the data line into the pixel.  As a result, the driver TFT (T2) forces a 
current through the OLED, which is determined by the data voltage and the characteristic parameters 
of T2.  When T1 is turned off, the same voltage is kept by the pixel capacitance (CP), so the voltage 
remains on the gate of T2 to maintain the same current flow through the OLED.  Therefore, T2 is 
under a constant voltage stress in this circuit.  The long-term bias stress causes T2 to experience a VT 
shift.  Since the current through the OLED depends on VGS of T2, this circuit is vulnerable to any VT 
increase in the TFT.  The increase of VT results in a gradual decrease of the OLED brightness, and the 
pixel eventually turns off.  High voltage stress also causes the subthreshold slope to change, and the 
subthreshold slope shift degrades the current driving capability of T2.  Hence, the subthreshold slope 




Figure  4.9. Schematic of a simple AMOLED pixel drive. 
Two 12-hour constant voltage stress experiments were performed for the purpose of 
observing the subthreshold slope shift and VT shift.   In the first bias stress test, VGS was fixed at 20 V, 
and VDS was fixed at 0 V.  In the second bias stress test, VGS was set to 50 V, and VDS was kept at 0 V.  
At every 2-hour interval, a quick VGS sweep in the saturation region was executed to measure the 
transfer characteristics of the TFT.  During the sweep, VDS was set to 15 V and VGS was swept from -5 
V to 15 V with a step size of 0.5 V. 
4.3.1.1 Subthreshold Slope Shift 
The subthreshold slope of the TFT is affected by the gate bias stress.  The subthreshold slope 
increases with stress voltage and stress time  [30],  [31].  The degradation can be explained by the 
defect pool model.  As explained by Powell  [23], the subthreshold slope shift is attributed to the 
creation of defect states in the upper part of the band gap.  The degradation for the negative bias stress 
is much more severe than that for the positive bias.  For the negative bias, the newly created states can 
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contribute to the increase of the state density near the conduction band.  According to the defect pool 
model, when a negative voltage bias is applied, the bands bend upwards and the Fermi level goes 
toward the valence band.  This displacement of the Fermi level creates more states in the upper part of 
the band gap and as a result, aggravates the subthreshold slope shift even further.   
Since we are interested in the forward subthreshold region, which is above zero gate voltage, 
we will focus on the positive bias.  For the positive bias stress, the subthreshold slope shift is 
negligible below 20 V since the positive bias helps to remove some of the created states in the upper 
part of the band gap.  However, for bias above 20 V, a mild increase of subthreshold slope is 
observed.  Figure  4.10 depicts the subthreshold slope shift for 20 V and 50 V bias stresses, and the 
subthreshold slope shift as a function of positive stress voltage with different stress time is illustrated 
in Figure  4.11. 
The obtained experimental result contradicts Powell’s conclusion.  Powell believed that there 
was no change in the subthreshold slope after positive bias stress  [23].  On the other hand, Tai et al. 
observed outcomes similar to those represented in Figure  4.11  [30],  [31].  Based on their 
experimental results, they believed that at the high positive gate bias stress, the state creation near the 
conduction band prevailed over the removal of these states  [30],  [31].  We believe that bulk charge 
traps in the a-SiNx:H layer are the cause of the subthreshold slope shift under the high positive bias 
stress.  Our theory is proved in two steps.  First, according to the defect pool model, the charge 
trapping mechanism becomes significant at higher voltages, usually above 25 V.  Hence, at 50 V bias 
stress, the interfacial and bulk charge trapping are the dominant mechanisms.  In the subthreshold 
slope equation, the interface states due to the interfacial charge trapping are already included; 
however, no previous models consider the bulk charge trapping states.  Second, the TFT was 
annealed after the 50 V stress test, and its VT was measured.  By comparing with the initial VT, we 
found there was small VT shift existed after the annealing process, which we believed a permanent VT 
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shift.  This permanent VT shift is due to the bulk charge trapping states in the a-SiNx:H layer since 
these states can be hardly removed by the annealing process. 
 































































































Figure  4.11. Subthreshold slope shift as a function of positive stress voltage for different stress times. 
Therefore, by including the bulk charge trapping states, we can modify the forward 




















+++= 1 , (4.9) 
where Csb is the effective capacitance of bulk charge trapping states in the a-SiNx:H layer.  Figure 
 4.12 shows comparisons of annealed threshold voltages before and after 12-hour stress tests for 10V, 
20 V and 50 V gate bias.  After the 10 V gate voltage stress test, the TFT returns to its original VT 
value by the annealing process.  Annealing of the second TFT after the 20 V gate bias stress gives 
similar observation.  However, the comparison of annealed VT before and after the 50 V bias stress 
confirms an approximately 0.5 V permanent VT shift.  Nevertheless, since the subthreshold slope shift 
is negligible for a below 20 V bias stress, the subthreshold slope shift can be neglected in the forward 
subthreshold operation and will be verified by experimental results in Section 4.3.2. 
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Figure  4.12. Comparison of annealed VT before and after 12-hour stress tests for a) 10 V bias stress, 
b) 20 V bias stress, c) 50 V bias stress. 
4.3.1.2 VT shift 
As mentioned in Chapter 2, two metastability mechanisms, namely charge trapping and 
defect state creation, cause VT to shift in TFT.  As stated by Powell’s experimental results, defect state 
creation dominated for gate biases less than 25 V and charge trapping became significant at higher 
gate voltages.  The critical voltage at which charge trapping overtakes defect state creation depends 
on the band gap of the silicon nitride. 
Defect state creation is characterized by a power law dependence on the VT shift over time.  
As indicated by Powell, the VT shift over time can be defined as 
 ( ) βα tVVAtV TiSTT −=∆ )( , (4.10) 
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where A is the temperature dependent parameter, VST is the stress voltage at TFT gate, VTi is the initial 
VT, α is the power parameter and is a unity value for the defect state creation mechanism, t is the bias 
stress time duration, and β represents the temperature dependence of the VT shift.  Figure  4.13 
illustrates the VT shift with respect to time for a 12-hour, 20 V constant gate bias stress test.  Good 
agreement between Eqn. (4.10) and experimental results is obtained for A = 0.044 and β = 0.27. The 
values of A and β  are extracted by MAPLE software. 























20V gate bias stress
 
Figure  4.13. VT shift as a function of stress time for a 12-hour, 20 V constant voltage stress test. 












trtV dT . (4.11) 
Here, rd is a constant, and t0 is some characteristic value of time.  Figure  4.14 depicts the VT shift as a 
function of stress time for a 12-hour, 20 V constant bias stress test.  Clearly, the VT shift is more 
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severe at the high constant gate bias stress.  The experimental results are consistent with Eqn. (4.11), 
and rd and t0 are extracted by MAPLE to be 3.35 and 0.16, respectively.    
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Figure  4.14. VT shift as a function of stress time for a 12-hour, 50 V constant voltage stress test. 
Given the effect of bulk charge trapping on the subthreshold characteristics of a-Si:H TFTs, 
the threshold voltage model as defined in Eqn. (3.22) may be modified to include the effect of bulk 
charge trapping as 
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4.3.2 Forward Subthreshold Region 
As mentioned in Chapter 3, we need to verify the subthreshold slope shift and VT shift in the 
forward subthreshold regions of operation.  The forward subthreshold region of operation 
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encompasses two operations: the saturation region and triode region.  We first examine the saturation 
region, then the triode region.  Constant voltage stress experiments in the subthreshold regions were 
carried out. 
4.3.2.1 Subthreshold Saturation Region 
The subthreshold saturation region is defined as VGS < VDS < VT and VDS > 1 V.  Hence, during 
the constant voltage stress test, VDS was set to 2 V, and VGS was set to 0.5 V.  A 50-hour voltage stress 
experiment was performed.  At every 10-hour interval, a quick VGS sweep in the linear region was 
executed to measure the transfer characteristics of the TFT.  During the sweep, VDS was set to 1 V and 
VGS was swept from -5 V to 10 V with a step size of 0.5 V.  Figure  4.15 illustrates the subthreshold 
slope characteristics under 50-hour constant voltage stress in the subthreshold saturation region.  
Figure  4.16 depicts the threshold voltage variation for the same stress test.  From the graph, no visible 



































Figure  4.15. Subthreshold slope characteristics under a 50-hour constant voltage stress in the 
subthreshold saturation region. 

























Figure  4.16. Threshold voltage characteristics under a 50-hour constant voltage stress in the 
subthreshold saturation region. 
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4.3.2.2 Subthreshold Triode Region 
The constant voltage stress test for the subthreshold triode region of operation is similar to the 
saturation one.  In this test, since the subthreshold triode region is defined as VDS < VGS < VT and VDS < 
1 V.  Therefore, for the constant voltage stress test, VDS was set to 0.5 V, and VGS was set to 1 V.  The 
stress duration was 50 hours as well, and a VGS sweep was performed at every 10-hour interval.  
During the sweep, VDS was set to 1 V, and VGS was sweep from -5 V to 10 V with a step size of 0.5 V.  
From Figure  4.17 and Figure  4.18, neither a noticeable subthreshold slope shift nor VT shift is found. 






























Figure  4.17. Subthreshold slope characteristics under a 50-hour constant voltage stress in the 
subthreshold triode region. 
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Figure  4.18. Threshold voltage characteristics under a 50-hour constant voltage stress in the 
subthreshold triode region. 
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Chapter 5                                                   




As discussed in Chapter 3, the gate of the driver TFT of the 2T pixel circuit is subjected to a 
constant voltage stress, thereby causing the shift of VT in that TFT.  To overcome the VT shift, a 
current mirror based current-programmed pixel circuit is often used in the AMOLED circuitry.  The 
current mirror consists of two identical transistors whose gates are connected as shown in Figure  5.1 
 [32].  The input transistor T1 is diode-connected as the drain is shorted to the gate to convert the input 
current to a voltage at the gate.  The output transistor T2 can theoretically supply the same current as 
the input current because both transistors have the same gate voltage.  Accurate current mirroring 
takes place only when T2 remains in the saturation region because T1 is always in saturation since its 
gate and drain are diode-connected.  As long as the VT of both transistors is the same or increases by 
the same amount, the operation of a current mirror is independent of any VT shift.  Therefore, the 
OLED current in these circuits should be independent of any VT shift in the driver TFT as long as it 
stays in the saturation region of operation. 
A current-programmed OLED pixel circuit based on the current mirror circuit family was 
introduced in recent years  [33].  Figure  5.2 depicts the schematic of a current-programmed pixel 
circuit  [29],  [33].  The driver TFT of this pixel circuit is subject to a constant current stress instead of 
a voltage stress as in the simple pixel driver circuit in Figure  4.9.  However, just like the voltage 
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stress, the current stress also induces VT shift.  Since there is no visible VT shift in the TFT 
subthreshold operation, it is advantageous to design a current-programmed pixel circuit in the forward 
subthreshold region. 
 
Figure  5.1. Schematic of a simple current mirror. 
 
Figure  5.2. Schematic of a current-programmed pixel circuit.  
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5.1 Current Mirror Matching Experiments  
Two static experiments on a TFT current mirror circuit were performed.  The layout of 
current mirror circuits is given in Appendix C.  The first experiment consisted of a static 
measurement, of a current mirror on a die, using a probe station.  The second experiment was a static 
measurement of the same current mirror, but from a packaged die and measured by SMUs.    
The simple Wilson current mirror as shown in Figure  5.1 was used in both experiments.  The 
transistors T1 and T2 are the same dimension: 65/23; hence, the current ratio is 1:1.  The extracted VT 
is approximately 2.5 V for T1 and T2, respectively. 
In the first experiment, the input current IDS1 was swept from 0 to 1 nA, VDS of T2 (VDS2) was 
swept from 2 V to 5 V, and the output current IDS2 was measured.  A comparison of IDS1 (reference) 
and IDS2 is illustrated in Figure  5.3.  As the value of VDS2 increases, IDS2 increases accordingly.  For 
VDS2 = 4.5 V, IDS2 matches approximately with IDS1 from 0 A to 0.4 nA.  At IDS1 = 0.4 nA, VGS2 value 
corresponds to 2.43 V, which is below the VT value of T2.  This observation shows a relatively good 
current matching characteristic in the forward subthreshold operation of a current mirror on a die. 
In the second experiment, the same current mirror design on a die bonded to a dual-in-line 
package was used.  The packaged die was placed in the Keithley 236 choke and measured by SMUs.  
IDS1 was swept from 0 to 1 nA as well, VDS2 was swept from 1 V to 4 V, and the output current IDS2 
was measured.  A comparison of IDS1 and IDS2 is illustrated in Figure  5.4, and a large discrepancy 
between the reference line and IDS2 current lines is observed.  However, for VDS2 = 4 V, the IDS2 
current line is approximately parallel to the reference line starting from IDS1 = 0.4 nA.  This remark 
might demonstrate that a current matching could happen at a higher IDS1 value with a constant offset.  
The constant offset or discrepancy might be due to the bonding from the die to pins on the dual-in-
line package, resulting in an increase of leakage current.   
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Figure  5.3. IDS1 versus IDS2 of the current mirror (65/23|65/23) on a die. 
 


























From the current mirror matching experiments, the single stage TFT current mirror on a die 
demonstrated a good current matching characteristic in the forward subthreshold operation.  The same 
experimental procedures were repeated on two other current mirrors, and they both displayed results 
similar to what was shown in Figure  5.3.  However, the current mirror measurement from the 
packaged die did not show a good matching capability.  This result was verified again on two current 
mirrors from a different packaged die, and we observed similar constant offsets between the IDS2 
current line and the reference line.   
Due to the low subthreshold current and geometry mismatch, current mirror operation in the 
forward subthreshold region can be a challenge.  Designing large dimensional TFT current mirrors 
are suggested to reduce the geometry mismatch.  The widths of T1 and T2 are recommended to 
exceed 100 µm.  Currently, several large dimensional TFT current mirrors are under design, and they 
will be used to verify the above recommendation. 
Since the current mirrors under test are all single stage current mirrors, we need to investigate 
the current matching characteristics of multistage current mirrors. 
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In recent years, AMOLED displays are achieving more popularity than any other display 
technology.  AMOLED display pixel circuits require operation of TFTs in mixed digital and analog 
operation.  However, a-Si:H TFTs exhibit a bias induced metastability phenomena.  Both the 
threshold voltage and the subthreshold slope change over time in the presence of a gate bias.  The bias 
induced metastability problems seriously limit a-Si:H TFT application and jeopardize the long-term 
performance of AMOLED display pixel circuits.  These pixel circuits often require complicated VT 
shift compensating circuits, thereby increasing cost and complexity.  Therefore, other alternatives 
such as TFT operations in the subthreshold region are of great interest.  Since the current in the 
subthreshold region is very low and in the range of nA, which is approximately 3 orders below the 
above-threshold current, people have little interest in studying and modeling this region. 
This thesis examined the device modeling of a-Si:H TFT in the forward subthreshold 
operation.  The ability to accurately predict the I-V characteristics of a-Si:H TFTs in the forward 
subthreshold operation is the starting point for designing circuits in this region.     
a-Si:H forward subthreshold operation demonstrates several advantages for circuit design.  
First, it has an exponential characteristic similar to what bipolar junction transistors (BJTs) provide, 
TFT circuit designs requiring the exponential current output could benefit from this characteristic.  
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Second, the typical power consumptions are in the order of nano-watts, which lead to design of very 
low power dissipation circuits.  Third, since the operation is below VT, the effect of metastability 
problems can be minimized.   
The detailed analysis and derivation of the forward subthreshold static models were 
presented.  Two sub-regions in the forward subthreshold region were identified: the saturation region 
and the triode region.  Their I-V characteristics were studied, and the current equations for each 
region were derived.  The dynamic characteristics were also examined.  Dynamic models were 
provided for the subthreshold slope shift and VT shift in the forward subthreshold region.   
Static and dynamic experiments were performed to verify our theoretical models.  Good 
agreement between modeling and experimental results were obtained, and the discrepancy was less 
than 5%.  Based on the experimental data, the empirical model equations were also obtained, and they 
were identical to the theoretical ones.  High gate bias stress experiments were conducted in order to 
study the characteristics of the subthreshold slope degradation and VT shift.  The metastability 
phenomena due to the effect of bulk charge traps were observed.  As a result, new subthreshold slope 
and VT equations are constructed by taking these bulk charge trapping states into consideration.  
Although the existence of charge trapping states and defect states could still induce metastability 
phenomena in the subthreshold region, no visible subthreshold slope shift or VT shift were observed in 
the 50-hour constant gate bias stress experiments.  Thus, the charge trapping states and defect states 
were considered relatively small and could not trigger any metastable effect in the forward 
subthreshold operation. 
The a-Si:H TFT current mirror circuit application in the forward subthreshold operation were 
studied.  The fidelity of current matching was examined.  We found that the single stage TFT current 
mirror on a die demonstrated a good current matching characteristic in the forward subthreshold 
operation.  However, the current mirror measurement from the packaged die did not show a good 
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matching capability.  Due to a low subthreshold current and geometry mismatch, operating a current 
mirror in the forward subthreshold region can be a challenge.  Therefore, designing large dimension 




 Appendix A                                                  
Layout of Single TFTs with Different Dimensions 
• Die name:  MULTIPROJ_AFRIN 
• Designer: Afrin Sultana 
• General purpose: To determine dependence of threshold voltage shift on TFT length, width or 
geometry. 
• Total number of TFTs: 15 TFTs 
TFT no.  Width (µm) Length (µm) Geometry 
10 46 23 Conventional 
1 100 23 Conventional 
2 200 23 Conventional 
5 400 23 Conventional 
13 500 23 Conventional 
14 1000 23 Conventional 
15 100 100 Conventional 
9 200 100 Conventional 
8 500 100 Conventional 
7 200 200 Conventional 
12 400 200 Conventional 
11 500 200 Conventional 
6 1000 200 Conventional 
4 200 23 Meander 







• Picture of the die in .jpeg format: 
 
 




Appendix B                                                  
MATLAB Program for Curve Fitting 
% finding X term in IDS equation of the subthreshold triode region  
clear; 
VDS=[0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1 1.05 
1.1 1.15 1.2 1.25 1.3 1.35 1.4 1.45 1.5 1.55 1.6 1.65 1.7 1.75 1.8 1.85 1.9 1.95 2 2.05 2.1 2.15 2.2 
2.25 2.3 2.35 2.4 2.45 2.5 2.55 2.6 2.65 2.7 2.75 2.8 2.85 2.9 2.95 3]; 
 
%forward subthreshold slope 
S_f=0.45; 
 
%log factor, since S_f is obtained from a semi-log graph, therefore its 
%value needs to be converted. 
log_factor=1/log10(exp(1)); 
 




%1) it's exponential function in the triode region 
%2) it depends on the value to VDS 
%3) the subthreshold slope is the same in the triode region as in the 
%saturation region, therefore, VDS/S_f 









Appendix C                                                 
Layout of TFT Current Mirrors 
• Die name:  03SANJIV_B 
• Designer: Sanjiv Sambandan 
• General purpose: To study current sources (especially how to compensate current mismatch 
in current mirrors). 
• Total number of TFTs: 52 TFTs, 23 Circuit Components 
Circuit Description 
C1 Wilson current mirror-65/23|65/23 
C2 Wilson current mirror-130/23|65/46 
C3 Wilson current mirror-65/23|65/23 
C4 Wilson current mirror-65/23|65/23 
C5 Wilson current mirror-260/23|65/23 
C6 Wilson current mirror-65/23|65/92 






C13 Wilson current mirror-260/23|65/23 
C14 Wilson current mirror-65/23|65/92 
C15 Wilson current mirror-65/23|65/23 
C16 Wilson current mirror-65/23|65/23 
C17 Wilson current mirror-65/23|260/23 
C18 Wilson current mirror-65/23|65/23 
C19 Cascode current mirror-5/23|65/23|65/23|65/23 
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C20 Cascode current mirror-5/46|65/46|65/46|65/46 
C21 Cascode current mirror-5/23|65/92|65/23|65/92 
C22 Current cmp. Feedback ckt 
C23 TFT-65/23 
 
• Picture of the die in .jpeg format: 
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